Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20693 Discussions

max10 adc sample point

Altera_Forum
Honored Contributor II
1,256 Views

hi everyone: 

i try to use max10 on chip adc to sample a image sensor output. the frequence is 1MHz. 

i need to know when the max10 on chip adc switch from sample to the hold mode. in most adc, this is controlled by the CONVST signal. 

 

 

acctually i can test the sample point by  

1.applying a 1MHz sin signal to the adc input,  

2.set the adc sample frequence to 1MHz, the adc will generate a valid signal every 1μs 

3.put the sin signal and the adc valid signal on the oscilloscope 

4.figure out the relationship between valid signal and the sample point. 

 

 

the problem is : 

1. i can not get the precise result 

2. i can not make sure every max10 has the same result 

but i still want to find the relationship between valid signal and the sample point on manual.
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
319 Views

i use my method to test the sampe point on MAX10_10M08_Evaluation_Kit, 

the result shows in sample_point.jpg 

 

 

 

be careful, it is 5*clock_clk not 5* adc_pll_clock_clk! 

 

 

the test condition is: 

1. only use adc channel 1 

2. 1MHz speed 

 

as follows: 

http://www.alteraforum.com/forum/attachment.php?attachmentid=12960&stc=1  

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=12961&stc=1
0 Kudos
Altera_Forum
Honored Contributor II
319 Views

almost 15 months passed, i still do not find the answer. 

i check the latest adc user guide(20171215), no describtion about the adc sampling point.
0 Kudos
Altera_Forum
Honored Contributor II
319 Views

i some one find the answer, please share me. 

thanks!
0 Kudos
Reply