Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

nios cpu

Altera_Forum
Honored Contributor II
1,113 Views

how to write to a custom peripheral using nios cpu in sopc design?

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
477 Views

how about this? 

http://www.akiron.com/fpga/customipinstruction.pdf 

 

it is my instruction. 

does it help you?
0 Kudos
Altera_Forum
Honored Contributor II
477 Views

thank you. i want to try this

0 Kudos
Altera_Forum
Honored Contributor II
477 Views

whether there is no need to write code for providing interface or not?there is no top-level module in the design which you have created.i actually dont know about the working of sopc without top-level module.i want c-code to write into the register and to read the data via nios-ii hardware.

0 Kudos
Reply