Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20810 Discussions

niosII is iddle/paused in modelsim

Altera_Forum
Honored Contributor II
‎05-26-2011 11:56 AM
1,094 Views

Hi, 

I have a problem simulating "Hello world" program in Nios with Modelsim. 

I run modelsim from eclipse so the memories are updated. Next I load the modelsim project with 's' option. Next with 'w' option the signals appear in the waveform editor and then I run it. 

The simulation runs up to 1s and it doesnt appear nothing in the jtag_uart_log neither appears any movement in the cpu instruction bus, always stays with the same value 0xffffffff. 

 

Any solution? 

 

Many thanks,
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-02-2011 06:59 AM
381 Views

Ok I response myself, the simulation takes a long time, in order of 60 ms. The computer has been simulating all the night :)

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.