Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21588 Discussions

no INTERCONNECT DELAY in standard delay file (.sdo) with Quartus II WebEdition

Altera_Forum
Honored Contributor II
1,360 Views

I'm using the default Compilation process (no script) to generate a sdf file for timing simulation with Modelsim that includes all delays, including interconnect delays. 

 

According to SDF format INTERCONNECT DELAY represents actual or estimated delays in the wire paths between devices, but I only get PORT or OIPATH DELAY in my .sdo files. 

 

Here's an example, all cells look similar: 

 

(CELL 

(CELLTYPE "cycloneiii_lcell_comb") 

(INSTANCE \\zeros_loader\|LPM_SHIFTREG_component\|dffs\[23\]\~82\\) 

(DELAY 

(ABSOLUTE 

(PORT dataa (1083:1083:1083) (1121:1121:1121)) 

(PORT datab (284:284:284) (367:367:367)) 

(PORT datac (776:776:776) (794:794:794)) 

(PORT datad (1355:1355:1355) (1380:1380:1380)) 

(IOPATH dataa combout (412:412:412) (429:429:429)) 

(IOPATH datab combout (423:423:423) (434:434:434)) 

(IOPATH datac combout (287:287:287) (280:280:280)) 

(IOPATH datad combout (155:155:155) (139:139:139)) 

 

Should I turn some setting on from QII to get the interconnect delays calculated and included in .sdo file? 

 

Additionally, all timing data for each row (e.g. PORT datab (284:284:284) (367:367:367)), min, typ and max values are the same, is this reasonable? 

 

Thanks for your help.
0 Kudos
0 Replies
Reply