Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

off chip ram issue.....

Altera_Forum
Honored Contributor II
‎01-02-2010 10:02 AM
933 Views

hi, 

we created off-chip ram verilog code with avalon slave,but this off-chip ram is not visible for reset vector and exception vector of nios cpu and also this is not visible for data and programe memory in the nios IDE. so can you please provide a design example for above mentioned application 

 

my contact is: 

 

mobile1: 09866339896 (praveen) 

mobile2: 09966360006 (thumma)
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.