Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

opencores i2C

Altera_Forum
Honored Contributor II
1,803 Views

Sorry if I am repeating something here, but I have not been able to work with the OpenCores I2C core. I think I somehow get it into Qsys but then I can never generate my system I am assuming because it has errors associated with the core in Qsys. I tried it again in SOPC but I still have the same issue. 

 

Is there a step by step guide on how to use this from the beginning? I see some people say they have got it into SOPC, but they never say anything about any errors or what they had to do to get it in there. 

 

Again, sorry if I just haven't seen what I need yet. 

 

I am fairly new to Quartus and I had my system up and running with the included Altera IP with no problems until I tried to use this core. 

 

Thanks, 

- Compugator
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
961 Views

There are a few I2C cores available on OpenCores. Which one are you using? 

What errors do you get exactly? 

I think the core comes with a Wishbone interface or anything similar, so you probably added a wrapper to provide an Avalon MM slave interface, didn't you? Is your problem here?
0 Kudos
Altera_Forum
Honored Contributor II
961 Views

I am using the OpenCores I2C at opencores.org/project,i2c 

 

I have even tried using the OpenCores I2C wrapper found at alterawiki.com/wiki/OpenCores_I2c. 

 

The component in Qsys only has 1 or 2 signals, but I am seeing the following errors. 

 

It says I must have an associated clock and an associated rest neither of which show up in my Qsys component as available signals. 

 

It says I also have a read interface but no read control and I should have a waitrequestsignal for read burst transfers. 

 

I would include the links as links and an image of the errors, but it says I cannot because I have too few posts. 

 

Thanks.
0 Kudos
Altera_Forum
Honored Contributor II
961 Views

 

--- Quote Start ---  

 

I have even tried using the OpenCores I2C wrapper found at alterawiki.com/wiki/OpenCores_I2c. 

 

The component in Qsys only has 1 or 2 signals, but I am seeing the following errors. 

 

It says I must have an associated clock and an associated rest neither of which show up in my Qsys component as available signals. 

 

--- Quote End ---  

 

That's because the wrapper on the Wiki was created for sopc builder V9.1, not Qsys. 

You need to change some lines of _hw.tcl file according to Qsys required syntax. 

I suggest you take a *_hw.tcl file from another Qsys built-in component and use it as a template for your i2c custom component.
0 Kudos
Reply