problem with a multiprocessor design in Qsys

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

problem with a multiprocessor design in Qsys

865 Views

Hi all,

I want to test a multiprocessor design with Quartus 11.1 and qsys

I generated a system containing 2 NIOSII each processor is connected to its on-chip memory and its jtag uart

the two processors are connected to sysid (the first one with id=0 and the second with id=1)

I run hello world on each processor.

The processor 1 functions correctly and I see the message Hello worls in its terminal,

However when I run the program on the second processor it shows:

pausing target processor failed ..... and it displays ï (which is a strange caracter)

please could anyone help me??

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.