Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

Driving AdressData on the same Bus

channel lid vs dual-piece lid

whether there is some component like IOdelay in Xilinx FPGA?

DDR Data window

Code for optimum PLL reconfig values

TSE_MAC Timing Contraints

floating license failure leads to dangerous time-limited Nios

Writing the data to SDRAM in de2 board

Jitter estimation on Arria II Gx devices

Web Server example

VHDL gcd program

Generating a signal (a VHDL description) with a well-defined frequency in a FPGA

Making Sounds with DE2

Force a signal in the output of a logical gate: destructive?

GDB ERROR: Error starting GDB server.

Featured Content

Agilex 3 GTS PCIe IP missing

Issue with Pixel Buffer DMA AVMM -> AXI connection on DE25-Standard (Agilex5)

Quartus 25.1.1 Pro Fitter Error with Agilex3

Re: LVDS pin detail on Arria 10

Re: Download speed