Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

problem with connection in .bdf

Altera_Forum
Honored Contributor II
1,169 Views

Hi all, 

 

I found a problem when i try to connect the pin in .bdf file~ 

This is part of my verilog file 

 

output [24:0] fsa, 

wire [25:0] address_to_the_cfi_flash; 

 

assign fsa = address_to_the_cfi_flash[25:1]; 

 

My problem is that how can i connect the [25:1] to the pin with [24:0] in a bdf file ? 

 

Thanks! 

 

Jeorge
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
468 Views

Hello, 

 

Draw a wire from fsa, click right on it, and on the name type "address_to_the_cfi_flash[25..1]". The connection is made ! 

The join picture illustrates that. 

 

Jérôme
0 Kudos
Altera_Forum
Honored Contributor II
468 Views

Thanks! I made it!

0 Kudos
Reply