Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

problems about osc in ep3c120

Altera_Forum
Honored Contributor II
‎03-06-2009 08:18 AM
1,053 Views

I am working with EP3C120F780C7N FPGA development board.I need your help,I 

am confused with this issue: 

which document decribe the pins of MAX II,especially "clkin_50_en" and 

"max2_clk"? 

which state clkin_50_en is on when the board is powered? 

how can I control the signal "clkin_50_en"? 

which clock is MAX II's gclk,clkin_24 or max2_clk? 

best wishes!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.