CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
i want to include a text file in my testbench code. but i don't understand how to include this?? i come to know to include "use std.textio.all; use IEEE.std_logic_textio.all;" should i have to decare this package manually??? plz help me.:cry:
thats all you need to include. But remember you cannot compile a testbench in quartus. You can only run it in modeslim. Textio does not work in quartus.
