Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

reduce program size???

Altera_Forum
Honored Contributor II
‎11-03-2008 12:31 PM
1,287 Views

how can I reduce the maximium the size of my program NIOS II IDE?

0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎11-03-2008 01:20 PM
566 Views

Read the "Reducing Code Footprint" chapter of this document: 

 

http://www.altera.com/literature/hb/nios2/n2sw_nii52004.pdf?gsa_pos=2&wt.oss_r=1&wt.oss=reducing%20code%20footprint 

 

In addition to the guidance given in the document here are some tips: 

 

1 - Start your project with the "hello_world_small" example project. 

2 - Avoid all floating point library calls if possible. 

3 - Avoid functions that have a heavy code footprint (printf for example). 

 

Jake
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-03-2008 01:46 PM
566 Views

hi 

 

thk you for help! 

best regards
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.