Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

regarding multimedia input to stratix 4GT SI kit

Altera_Forum
Honored Contributor II
‎06-27-2012 10:28 AM
928 Views

Hello Everybody, 

 

Would like to hear your ideas, comments and useful sources on how the following idea can be realized (protocols required, do I require socket programming or is there any other approach). 

 

Device : 2 Stratix IV GT Signal integrity kit (EP4S100G2F40I1), one acting as master and the other as slave 

 

Target application: 

 

1.To input a multimedia file (HD movie) from my server (having a NIC with SFP+ interface) to a FPGA (acting as a master (OLT) having SMA interface) 

 

2. To transfer the data (movie) to an other FPGA (slave) which executes alogrithm and takes statistics (delay monitoring, and energy effeciency calculation based on the algorithm implemented in slave) based on the incoming data. I don't do any signal processing, my application is purely on the network side.  

 

 

Thanks for you time 

 

regards, 

manihatn 

 

P.S : The following discussion gives more information on the hardware interfacing 

http://alteraforums.com/forum/showthread.php?p=144655
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.