Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21616 Discussions

run PWM after detect falling edge logic

Altera_Forum
Honored Contributor II
‎02-01-2015 12:35 AM
1,204 Views

Hello there,  

 

I'm looking for logic to run PWM after detect falling edge of Sync signal in verilog.  

 

Thank you, 

Sea
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎02-01-2015 09:50 AM
516 Views

Your question isn't quite clear ... are you looking for an full algorithm or just few tips about how a PWM signal is prouced ?

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎02-01-2015 03:03 PM
516 Views

Thanks. 

 

I already detect falling and also have duty cycle pwm. When the Sync signal edge falls, then I generate pwm signal output of Ton time. I am not to worry about Toff time.  

 

Is there a logic? 

 

 

1. Detect fall edge 

2. Generate PWM after falling edge. 

 

 

I hope I am making it clear information. 

 

Thx
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.