Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

shared memory with nios

Altera_Forum
Honored Contributor II
1,343 Views

Hi, 

 

I must use NIOSII with external asynchronous SRAM memory...but i must shared this memory with my IP...somebody can help me?I don't know the way to start... 

 

many thanks
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
517 Views

You can use the tris-state bridge component that connect to the external asyn. SRAM. Both your CPU and IP can now access the external asyn. SRAM through this tri-state bridge. Check the reference design provided under the nios2eds/example directory.

0 Kudos
Altera_Forum
Honored Contributor II
517 Views

many thanks... 

Now I try...
0 Kudos
Reply