Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

signal tap

Altera_Forum
Honored Contributor II
1,207 Views

hi , 

 

am using quartus 12.1 sp1 webedition,cyclone IV gx, in my project am using TSE mac IP, and am using signal tap for observation . many times and in many other project i used signal tap. in my project when i add only new signals to signal tap which was working one after adding new signals , save and compile , which is not working.  

 

what is the reason ? will adding signal to signal tap affect output?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
373 Views

When you add signals to SignalTap and depending on the options you choose, you are completely resynthesizing and refitting your design. It's possible for the addition to break something but it's usually caused by something else. Do you have timing warnings in your design?

0 Kudos
Altera_Forum
Honored Contributor II
373 Views

By the way, you cannot put signaltap on the TSE MAC outputs to the PHY. You'll get compiler errors. I think because of DDR IO use.

0 Kudos
Reply