Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

sopc clock bridge time slack

Altera_Forum
Honored Contributor II
‎12-20-2012 01:38 AM
1,081 Views

hi, 

In my sopc system ,there are several masters to access ddr2 ，the clk of ddr2 is150MHz at full rate ,and 100MHz of cpu and dma mater.so connected system is like that i connect ddr2 to clock bridge master port, and connect cpu and dma master to clock bridge slave port .but after compiling ,there are time slacks on cpu ,dma and bridge path .In the setting of clock bridge ,there is a choice of slave domain synchronizer length and master domain synchronizer length, the ip datasheet suggest that it is determined by TimeQuest timing analysis , i don't know how to select by timerequst. and i don't understand the explaining of increasing this value leads to a larger meantime between failures (MTBF) in the datasheet?  

are there any method to improve sopc time? 

 

any good suggestion, thank first!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.