Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

very low compilation time

rshal2
New Contributor II
1,047 Views

Hello,

 

I am new with using quartus.

I am using an already big project FPGA.

This first compilation of the project took 1 hour and 22 seconds !!

The even more surprising fact is that clicking the compile button again - without any modification at all - again too 1:20 hours !

 

I use lite edition, version 15.1.

Why does it take that long - even without any modifications ?

 

Thank you,

ran

0 Kudos
4 Replies
RichardTanSY_Altera
723 Views
Can you try to download the latest Quartus Prime Lite version 18.1 and try to compile again?
0 Kudos
sstrell
Honored Contributor III
723 Views

Unless you choose to reuse the compilation results from a previous compile (incremental compilation) or enable an option to skip parts of compilation (smart compilation), the time for a compile will be mostly the same because it has to start the compile from scratch again. The Lite edition does not include the incremental compilation feature which could help save compile time.

 

#iwork4intel

0 Kudos
skyjuice
Employee
723 Views

There are a lot of factors which influence compilation time.

 

  1. Overall resource usage in your design - the larger the longer it will take to compile.
  2. How hard it is to route your netlist
  3. Is your design timing critical
  4. Is your timing constraints done correctly
0 Kudos
rshal2
New Contributor II
723 Views

Thank you for the answer,

Yet, I think that some application note, or wiki can be very helpful with this issue

Thanks

0 Kudos
Reply