Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

vip_top for video example design

Altera_Forum
Honored Contributor II
‎12-30-2014 10:44 AM
1,135 Views

Hello all, 

 

I want to to use the eample design video donné par altera but I can't find the .bdf file that contains the graphic modules. I f someone have this example please I need it. 

 

Cordially
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-05-2015 06:10 AM
400 Views

there should be a top.v or top.vhd file which connect the QSYS-System to the PINs.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.