Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

vref using max10

SYou1
Beginner
‎02-25-2020 08:50 AM
1,469 Views

If using LVDS ,does vref pin must be connected? When vref should be connected except using DDR ?

Thanks

0 Kudos

Link Copied

1 Reply
Rahul_S_Intel1
Employee
‎02-27-2020 06:42 AM
1,337 Views

Hi ,

Kindly find the explanation on the usage of VREF pin in page 10 of the below document

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/max-10/PCG-01018.pdf

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.