Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

what's different of LAB, ALUT, etc?

Altera_Forum
Honored Contributor II
3,906 Views

Who can tell the difference of LAB, ALUT, Logic Cell(LC), LCCOMB and LCFF? 

I'm always confused by these concepts. Thanks.
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
2,598 Views

For the designer a simple fpga anatomy(model) is enough. any deeper insight is for altera people. 

 

A large modern fpga is made up of configurable mass of logic plus scattered ASIC-like blocks(dedicated stuff). 

 

The configurable logic block is open to various enhancements. Its unit is called LAB (or CLB with xilinx terminolgy). 

 

Each LAB consists of a number of logic units and each such unit is made up from a lut(or alut) plus mux plus FF. The lut implements the combinatorial decisions, the mux acts as a switch and the ff for clocking rtl chains. 

 

The dedicated blocks may include memory, PLL, mult or whatever else they want to put there e.g. they might decide to put dedicated counters/adders etc thus heading more and more towards asic structure... 

 

Don't forget the io block. these are dedicated blocks of special importance
0 Kudos
Altera_Forum
Honored Contributor II
2,598 Views

Got it! 

 

Then as displayed in Chip Editor, take EP2S15 for e.g., every small block that is a LAB, containing 16 LCCOMBs and 16 LCFFs, and every pair of LCCOMB and LCFF makes up a LOGIC CELL. Here LCCOMB is also ALUT. 

 

Is that right?
0 Kudos
Altera_Forum
Honored Contributor II
2,598 Views

yes combinatorial decisions are made through luts. There are practically no isolated and/or/nor etc gates fabricated separately as we know them. 

A lut can implement logic readily. e.g 4 bit lut(1 bit x 4) can be addressed by 2 bit input and the 4 bit contents set to required function at configuration.
0 Kudos
Reply