Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

why must Vcc ramp-up within 100us to 100ms?

Altera_Forum
Honored Contributor II
‎11-03-2009 01:54 AM
1,432 Views

for stratix II FPGA, why must Vcc ramp-up within 100us to 100ms? 

which kind of capacitance should I use?
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎11-03-2009 07:04 AM
764 Views

Do you have any indications, that your hardware does not meet the requirement?

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-03-2009 08:43 AM
764 Views

thank you for your reply. 

For my voltage source, It is possible to ramp-up from 0 to 4V at several uS. Must I slow the speed down?
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.