- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
We have used Intel Xeon Processor D-1746TER in our design and completed the schematic & layout design part.
Now, to complete the length matching of DDR4 signals and other high speed interfaces, we need the pin delay information file at the earliest.
I have raised the tickets for the same requirement earlier also, but some how couldn't answered.
Now, it's couple of month now. Please share the same or let us know any update on this.
Just for the reference, I want to add that I have access of Resource & Documentation Center (RDC) with Developer Zone Premier (DZP) and an NDA signed with Intel.
Thank You
Raj Kumar
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Raj_Kr,
I've carefully reviewed your post and would like to guide you to our specialized forum for these concerns, where you can receive more prompt responses. For your convenience, I have transferred this discussion to the "Server Products" Forum.
Best regards,
Norman S.
Intel Customer Support Engineer
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Norman S.,
Thank you for the response.
You are requested to resolve the query on priority basis.
Thank You
Raj Kumar
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Raj Kumar,
Greetings for the day!
Please find the below details:
How do I take the package delay into account in the board skew parameters of a Stratix V DDR3 UniPHY controller GUI?
https://www.intel.com/content/www/us/en/support/programmable/articles/000076471.html
FPGA Knowledge Base
Why are some DDR4 signals unconstrained in the Timing Analyzer?
https://www.intel.com/content/www/us/en/support/programmable/articles/000077539.html
Regards,
varsha
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi varsha,
Thanks for the response.
I need pin delay file of Intel Xeon Processor D-1746TER (not the FPGA).
Please check once.
Thank You
Raj Kumar
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Raj Kumar,
Greetings for the day !
Thankyou for the information .
At the moment, we are actively working towards finding an appropriate resolution for your issue, and we will provide you with an update as soon as we can. We kindly request your cooperation during this time.
Please don’t hesitate to contact us for any further assistance.
Best Regards,
Varsha
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Varsha,
Gentle reminder!
We are still awaiting for the response from intel support side.
please help me out with this asap.
Thank You
Raj Kumar
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Rajkumar,
Greetings for the day !
Your query is related to design for Xeon D-1712 TR processor
We recommend posting your query in the Embedded Community Forum to receive a quicker response .
Please find the link below.
https://community.intel.com/t5/Embedded-Products/ct-p/embedded-products
Regards,
Varsha
![](/skins/images/7FC17B7B85029576C25F1E43CE255B51/responsive_peak/images/icon_anonymous_message.png)
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page