I'm writting to know how to estimate or calculate L1, L2 cache size of Knights Landing.
Below is the information about Knights Landing,
Die size: 683mm^2 (31.9mm x 21.4mm)
Silicon size: 14nm
Transistor: 8 billion
Is there any equation to estimate L1, L2 cache size with information?