- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi all,
I am studying "Intel ® Virtualization Technology for Directed I/O" document now. In "Register Descriptions" section, I find there is a "Coherency" bit in "Extended Capability Register". The document describes this bit like this:
This field indicates if hardware access to the root, context, page-table and interrupt-remap structures are coherent (snooped) or not.
Could anyone give an explanation about how to understand "hardware access to ... are coherent(snooped)" here? If possible, give an example is better.
Thanks very much in advance!
Best Regards
Nan Xiao
- Tags:
- Virtualization
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Here is collection of resources that may have some hints for you:
Resources for Software Developers: Intel® Virtualization Technology (Intel® VT)
-Thai
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page