FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
can anyone guide me that how to write our own reducer (not holder) and how to use it? The tutorials and manuals for intel cilk plus guide does not provide much detail or exact syntax to define my own reducer. So if anybody has ever done this before then please share it. I really need it.
The attached "How to Write a Reducer" document is taken from a revision of the reducer documentation that is enclosed with the Intel® Composer XE product.
