Software Tuning, Performance Optimization & Platform Monitoring
Discussion regarding monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform updating.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1788 Discussions

Counting MFENCE events with performance counters

Tim_M_1
Beginner
‎10-31-2014 06:53 AM
874 Views

Hi All,

I'm wondering if there is a performance counter for retired MFENCE instructions or perhaps another counter that could provide something similar. I've googled a bit, and it looks like AMD has such a counter but I've seen nothing for Intel. Ditto on lock prefix instructions...I haven't seen anything for those either.

Thanks for the help!

Tim

0 Kudos

Link Copied

3 Replies
Roman_D_Intel
Employee
‎10-31-2014 08:11 AM
874 Views

On Intel you have MEM_UOPS_RETIRED.LOCK_LOADS/MEM_UOPS_RETIRED.LOCK_STORES  events. However they work best with disabled Hyper-Threading.

Roman

0 Kudos
Copy link
Tim_M_1
Beginner
‎10-31-2014 09:26 AM
874 Views

Thanks Roman, what about for memory fences?

0 Kudos
Copy link
Roman_D_Intel
Employee
‎11-26-2014 05:12 AM
874 Views

I am not aware of FENCE events.

Roman

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.