Discussion regarding monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform updating.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
I have found on Wikipedia cache article following sentence " Intel Haswell CPUs with integrated Intel Iris Pro Graphics have 128 MB of eDRAM acting essentially as an L4 cache.[24] The benefits of an L3 cache depend on the application's access patterns."
There is no mention about the L4 cache being shared.
Thanks for your comment. Although I7-4650U is a Haswell CPU, it doesn't has L4 cache. I know many ivybridge CPUs share the last-level cache with GPUs. Not sure about the Haswell notebook CPUs.
