PCIe ReTrain measurement

Software Tuning, Performance Optimization & Platform Monitoring

Discussion regarding monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform updating.

PCIe ReTrain measurement

637 Views

Hi,

I'm using SocWatch for analyzing the performance of a Wireless NIC. According to the PCIe LPM Report, the device spends its time in L0 (73%), L1(22%) and Retrain (5%). I'm trying to understand if the high Retrain part indicates a problem or maybe the L0/L1 transitions are being counted as retrain. I did not manage to find any documentation regarding the definition of the PCIe link state counters. Any help would be appreciated.

This is the platform information from SocWatch:

CPU codename: Skylake

Number of packages: 1

Number of cores per package: 2

Number of logical processors per core: 2

GT SKU: GT2 SKL-ULT3

PCH Device: Skylake PCH-LP (SPT-LP)

Regards,

Rony

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.