Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Rony_R_Intel
Employee
150 Views

PCIe ReTrain measurement

Hi,

 

I'm using SocWatch for analyzing the performance of a Wireless NIC. According to the PCIe LPM Report, the device spends its time in L0 (73%), L1(22%) and Retrain (5%). I'm trying to understand if the high Retrain part indicates a problem or maybe the L0/L1 transitions are being counted as retrain. I did not manage to find any documentation regarding the definition of the PCIe link state counters. Any help would be appreciated.

 

This is the platform information from SocWatch:

 

CPU codename: Skylake

Number of packages: 1

Number of cores per package: 2

Number of logical processors per core: 2

GT SKU: GT2 SKL-ULT3

PCH Device: Skylake PCH-LP (SPT-LP)

 

Regards,

 

Rony

0 Kudos
0 Replies
Reply