Software Tuning, Performance Optimization & Platform Monitoring
Discussion around monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform monitoring
Announcements
This community is designed for sharing of public information. Please do not share Intel or third-party confidential information here.

TLB miss

Yukyoung_L_
Beginner
189 Views

Hello.

I am working on IvyTown processor, and want to measure the number of dTLB misses.

I have three questions.

1. Can I measure the number of L1 dTLB misses by the sum of DTLB_LOAD_MISSES.STLB_HIT, DTLB_STORE_MISSES.STLB_HIT, DTLB_LOAD_MISSES.MISS_CUASES_A_WALK, and DTLB_STORE_MISSES.MISS_CAUSES_A_WALK?

2. Does it also contain the TLB miss of huge pages?

3. Does LLC miss count contain DTLB miss? (I measured the number of LLC misses by OFFCORE_RESPONSES.ALL_READS.LLC_MISS.ANY_RESPONSE_0)

Thank you.

0 Kudos
1 Reply
Dmitry_R_Intel1
Employee
189 Views

Hi,

1. Yes the event set looks correct. Note that IVT also has DTLB_LOAD_MISSES.WALK_DURATION and DTLB_STORE_MISSES.WALK_DURATION events - they will be more useful if you want to estimate performance impact rather than raw count of misses.

2. Yes according to events documentation all page sizes should be covered by these events

3. No I think the situation when you have DTLB miss but LLC (or L2 or even L1) hit for actual data is quite possible.

Reply