Tag: "FPGA SoC And CPLD Boards And Kits"

Top Taggers

User

Count

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Terms of Use
*Trademarks
Cookies
Privacy
Supply Chain Transparency
Site Map

Board test system executable file by ADua0 Beginner in Intel® FPGA Software Installation & Licensing 10-19-2023 0 4	0	4
Alternate driver for Avalon-MM DMA for PCIe by AlexGo Novice in Programmable Devices 12-22-2022 1 12	1	12
I'm unable to run the counter example on the FPGA, I'm running the command: make test-fpga. by MSura2 Beginner in Intel® FPGA Software Installation & Licensing 07-10-2021 0 3	0	3
ISP clamp by NKuma10 Beginner in Programmable Devices 12-08-2020 0 4	0	4
missing hwlib.h: No such file or directory by AAjit2 New Contributor I in Intel® SoC FPGA Embedded Development Suite 08-04-2020 0 3	0	3
[Cyclone V SoC] Trouble implementing FPGA-to-HPS Bridges Design Example (Intel Design Example) by Altera_Customer Beginner in Programmable Devices 06-27-2020 0 1	0	1
Error in AOC compilation by anaza3 Novice in Application Acceleration With FPGAs 05-15-2020 0 2	0	2
How to switch Transceiver transmitter PLL by JDeff Beginner in Programmable Devices 03-31-2020 0 4	0	4
clock frequency limit for ddr3 using EMIF ip on arria V fpga by VenkateshSathar New Contributor I in FPGA Intellectual Property 03-31-2020 0 9	0	9
Quartus produces different synthesis for same design. by Yeet2Yote Beginner in Intel® Quartus® Prime Software 03-31-2020 0 1	0	1
cl::Platform::getDevice() returning error for hardware platform by okramer New Contributor I in Intel® High Level Design 01-16-2020 0 5	0	5
Shift register implementation by ADua0 Beginner in Application Acceleration With FPGAs 01-09-2020 0 1	0	1
Is there a standard way to store and retrieve "build information" of an FPGA design? by gyuunyuu New Contributor II in Programmable Devices 12-20-2019 0 16	0	16
Duplicating memory writes along the PCIe bus by ZBrig Beginner in Programmable Devices 12-20-2019 0 1	0	1
Unavailable to Create CvP File at Convert Programming File at Intel Quartus Prime Pro 19.3 version by SATC New Contributor I in Intel® Quartus® Prime Software 12-06-2019 0 7	0	7
Can't pack to I/O pin by EBoln New Contributor I in Programmable Devices 11-27-2019 0 8	0	8
No JTAG hardware available by SBioo Beginner in Intel® FPGA Software Installation & Licensing 11-25-2019 0 1	0	1
where to start to interface UART with cyclone v? by MTala1 Beginner in Intel® FPGA University Program 11-21-2019 0 1	0	1
SDRAM Throughput problems using Arria 10 SOC by VenkateshSathar New Contributor I in FPGA Intellectual Property 11-19-2019 0 5	0	5
Arria 10 SerialLite II Design Example v19.1std by SengKok_L_Intel Moderator in FPGA Wiki 10-31-2019 0 0	0	0
Intel Internal Sub-Functionality Test. Do Not Flagged or Spam! by JCheah Novice in Intel® FPGA Software Installation & Licensing 10-25-2019 0 7	0	7
Power measurement of Arria 10 FPGA by ADua0 Beginner in Application Acceleration With FPGAs 10-23-2019 0 6	0	6
Why is our MAX10 FPGA responding to wrong JTAG TCK edge here? by MSchu50 Beginner in Intel® Enpirion® Power Solutions 09-23-2019 0 6	0	6
Dsp utilization for arithmetic operations by ADua0 Beginner in Application Acceleration With FPGAs 09-05-2019 0 2	0	2
Intel Opencl memory issue by ADua0 Beginner in Application Acceleration With FPGAs 09-04-2019 0 1	0	1