hidden text to trigger early load of fonts ПродукцияПродукцияПродукцияПродукция Các sản phẩmCác sản phẩmCác sản phẩmCác sản phẩm المنتجاتالمنتجاتالمنتجاتالمنتجات מוצריםמוצריםמוצריםמוצרים

"gpio" Posts in "FPGA, SoC, And CPLD Boards And Kits"

cancel
Turn on suggestions
Showing results for 
Search instead for 
Did you mean: 
6307 Discussions
Latest Tagged
AmirKhan

Changing VCCIO voltages in DE0-Nano board

by AmirKhan Novice in FPGA, SoC, And CPLD Boards And Kits 08-20-2024
0 4
0
4
CircuitMaster

Inquiries regarding 10M08 Evaluation Kit FPGA

by CircuitMaster Novice in FPGA, SoC, And CPLD Boards And Kits 11-21-2023
0 1
0
1
Maitry

Regarding the Intel Agilex series GPIO Banks IO standards

by Maitry Novice in FPGA, SoC, And CPLD Boards And Kits 07-17-2023
0 4
0
4
Syouf

Using external clock to drive FPGA DE10-Nano

by Syouf Novice in FPGA, SoC, And CPLD Boards And Kits 01-26-2021
0 17
0
17
jackhab

How to add pull-ups on DE10-nano GPIO

by jackhab New Contributor I in FPGA, SoC, And CPLD Boards And Kits 12-25-2019
1 25
1
25
Altera_Forum

Data transfer using buffer with (HPS--bridge--FPGA)

by Altera_Forum Honored Contributor II in FPGA, SoC, And CPLD Boards And Kits 03-13-2018
0 2
0
2
Altera_Forum

Arria 10 SoC GPIO's

by Altera_Forum Honored Contributor II in FPGA, SoC, And CPLD Boards And Kits 01-11-2018
0 0
0
0
Altera_Forum

De0-nano trace length matched

by Altera_Forum Honored Contributor II in FPGA, SoC, And CPLD Boards And Kits 07-04-2017
0 1
0
1
Altera_Forum

ltspice for gpio pin

by Altera_Forum Honored Contributor II in FPGA, SoC, And CPLD Boards And Kits 05-27-2017
0 2
0
2
Altera_Forum

Altera Cyclone V SoC dev kit-- LED not working

by Altera_Forum Honored Contributor II in FPGA, SoC, And CPLD Boards And Kits 03-11-2015
0 0
0
0
Altera_Forum

Cyclone V DevKit with HPS disabled, GPIO does not work

by Altera_Forum Honored Contributor II in FPGA, SoC, And CPLD Boards And Kits 10-28-2014
0 0
0
0
Altera_Forum

General Purpose I/O in Cyclone 5 SoC

by Altera_Forum Honored Contributor II in FPGA, SoC, And CPLD Boards And Kits 03-18-2014
0 2
0
2
Altera_Forum

DE1 GPIO 5V tolerance

by Altera_Forum Honored Contributor II in FPGA, SoC, And CPLD Boards And Kits 08-20-2013
0 0
0
0
Top

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.