hidden text to trigger early load of fonts ПродукцияПродукцияПродукцияПродукция Các sản phẩmCác sản phẩmCác sản phẩmCác sản phẩm المنتجاتالمنتجاتالمنتجاتالمنتجات מוצריםמוצריםמוצריםמוצרים
FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6307 ディスカッション

Changing VCCIO voltages in DE0-Nano board

AmirKhan
初心者
1,307件の閲覧回数

Hi, 

I need to test my ASIC which takes 1.2V and 3.3.V. I have designed my PCB without knowing much about the banks of FPGA. It certainly implies that I am a newbie in FPGA. I can manage this by changing pcb externally. 

My problem is about assigning the two different VCCIO for GPIOs on DE0-Nano board. I was trying to assign 1.2V to all the IOs (in testing the periphery of my asic) in my design and LEDs are forced to be 2.5V so I am using both these VCCIO in different banks. I have designed and assigned the pins and changed the VCCIO values in Pin Planner. But when I am checking the supply voltages at the FPGA pins they all are 3.3V.  Where I am wrong? Please find the attached pin planner and warning screen images. Also,  find the screenshot of the pin-out file where both 2.5V and 1.2V volts are visible.

Note: I have tried to search similar questions but it did not help me and many links given for the solution are not working anymore.

Any help is highly appreciated.

0 件の賞賛
1 解決策
FvM
名誉コントリビューター II
1,269件の閲覧回数
DE0-Nano manual and schematic drawing should be your first reference. It clarifies that all VCCIO pins are connected to 3.3V rail. Whatever you declare in pin planner, real VCCIO will be 3.3V.

Although officially unsupported, you can assign 2.5 V to a bank and use LVDS receivers, at least at reduced performance.

元の投稿で解決策を見る

4 返答(返信)
FvM
名誉コントリビューター II
1,270件の閲覧回数
DE0-Nano manual and schematic drawing should be your first reference. It clarifies that all VCCIO pins are connected to 3.3V rail. Whatever you declare in pin planner, real VCCIO will be 3.3V.

Although officially unsupported, you can assign 2.5 V to a bank and use LVDS receivers, at least at reduced performance.
AmirKhan
初心者
1,259件の閲覧回数

Thanks for your prompt reply. 

The Cyclone IV E supports all supply voltages. It means that FPGA supports but not the board. I have seen this in Cyclone IV device handbook. One more thing, in the settings (as shown in image attached), it shows multiple options for selection but they are disabled. Is it restricted by the Device type i.e. other boards support such allocations? If yes, then please let me know name of such boards.

FvM
名誉コントリビューター II
1,224件の閲覧回数
The screenshot doesn't show multiple options. All FPGA voltages except VCCIO are fixed.

VCCIOx are usually hardwired by board design, in some cases jumper or even electronically selectable.
Many development boards have some banks connected to 2.5 V to support LVDS interfaces, some have 1.8 or 1.5 V banks for newer DDR RAM types.
AmirKhan
初心者
1,190件の閲覧回数

Thanks a lot. One final question, is there any board from Intel that supports 1.2V and 3.3V for GPIO? Could you please name it/them?

返信