連結已複製
5 回應
Hi,
You may refer to the stopwatch design using HDL and FPGA here:
https://www.instructables.com/id/VHDL-Stopwatch-1/
https://www.instructables.com/id/Stopwatch-Using-VHDL/
https://www.researchgate.net/publication/322563471_Design_and_implementation_of_digital_clock_with_stopwatch_on_FPGA
https://eeprojects.com/fpga_stopwatch.html
http://www.myhdl.org/docs/examples/stopwatch/
Thanks
Hi,
After designing the stopwatch using HDL, you may simulate the design to check the functionality and assign pin to the input/output port. Here is the user guide for DE-10 Lite
Thanks.
