Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, FPGA AI Suite, Software Stack, and Reference Designs
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
504 Discussions

Do you have any stopwatch program in VHDL available for DE10 LITE ?

xMarc3
Beginner
3,622 Views

looking for a personnal project

0 Kudos
5 Replies
KhaiChein_Y_Intel
3,478 Views

Hi,

 

All the design available is in our design store: https://fpgacloud.intel.com/devstore/.

 

Thanks.

0 Kudos
KhaiChein_Y_Intel
3,478 Views

Hi,

 

After designing the stopwatch using HDL, you may simulate the design to check the functionality and assign pin to the input/output port. Here is the user guide for DE-10 Lite

 

https://www.terasic.com.tw/cgi-bin/page/archive_download.pl?Language=English&No=1021&FID=a13a2782811152b477e60203d34b1baa

 

Thanks.

0 Kudos
xMarc3
Beginner
3,478 Views

Hi

will looking this

thx Khai :)

0 Kudos
KhaiChein_Y_Intel
3,478 Views

Hi,

 

Sure. Please let me know if you have any questions.

 

Thanks.

0 Kudos
Reply