Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, DLA, Software Stack, and Reference Designs
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
406 Discussions

Ethernet data sniffing in FPGA

rupa
Beginner
302 Views

Dear all

I have MAX 10 development kit. I have to sniff the incoming  Ethernet packets in FPGA using MAC layer and I do not want to use TCP/IP stack in Nios II Processor. 

Please clarify and give me a idea how i can proceed.

Thank you in advance

Roopa

0 Kudos
2 Replies
SengKok_L_Intel
Moderator
288 Views

Hi Roopa,


This is really depending on what design you would like to implement. If you are using Triple speed ethernet IP, it uses Avalon ST as the interface to the user logic. You may create your own logic to process the received packet via the Avalon ST interface of TSE IP.


Regards -SK


SengKok_L_Intel
Moderator
278 Views

If further support is needed in this thread, please post a response within 15 days. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 

 

Regards -SK

Reply