- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I want to interface a camera to a MIPI CSI2 IP core in cyclone V FPGA.The MIPI CSI2 IP core provide the data output in Avalon Streaming format, I need to pass the same data to the PCie end point.
The MIPI CSI2IP core's control registers are accessible through Avalon MM interface.
How to make the Avalon Streaming data available to the PCIe endpoint which have an Avalon MM interface?
is there any reference designs available?
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Sir,
I'm assuming you are using Avalon MM PCIe IP as per below user guide.
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_c5_pcie_avmm.pdf
There is no example for this case, and this is suggested to create some logic to store the payload from Avalon ST, and use the PCIe TX port to transfer out.
Alternatively, you may explore the Modular Scatter -Gather DMA and determine if this is suitable for your application. Please refer to the Chapter 30 below:
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_embedded_ip.pdf
Regards -SK
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page