Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, FPGA AI Suite, Software Stack, and Reference Designs
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
504 Discussions

verilog definition of streaming_dma_test_system

ashishkkaul
New Contributor I
991 Views

Hi Folks,

I am looking for the verilog definition of streaming_dma_test_system which has been instantiated in afu.sv from the streaming_dma_afu. Anyone have a clue?

Ashish

0 Kudos
2 Replies
EBERLAZARE_I_Intel
961 Views

Hi,

 

In the document Streaming DMA Accelerator Functional Unit User Guide: Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA https://www.intel.com/content/www/us/en/programmable/documentation/ctb1526061110715.html:

  • Streaming DMA Test System—a wrapper around the two streaming DMA BBBs and includes pattern checker and generator components. This module exposes Avalon® -MM master and slave interfaces that connect to the CCI-P to Avalon-MM adapter.

Let me know if you need more information.

0 Kudos
EBERLAZARE_I_Intel
923 Views

Hi,


Do you have any followup from your side?


0 Kudos
Reply