Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, DLA, Software Stack, and Reference Designs
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
422 Discussions

verilog definition of streaming_dma_test_system

ashishkkaul
New Contributor I
289 Views

Hi Folks,

I am looking for the verilog definition of streaming_dma_test_system which has been instantiated in afu.sv from the streaming_dma_afu. Anyone have a clue?

Ashish

0 Kudos
2 Replies
EBERLAZARE_I_Intel
259 Views

Hi,

 

In the document Streaming DMA Accelerator Functional Unit User Guide: Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA https://www.intel.com/content/www/us/en/programmable/documentation/ctb1526061110715.html:

  • Streaming DMA Test System—a wrapper around the two streaming DMA BBBs and includes pattern checker and generator components. This module exposes Avalon® -MM master and slave interfaces that connect to the CCI-P to Avalon-MM adapter.

Let me know if you need more information.

EBERLAZARE_I_Intel
221 Views

Hi,


Do you have any followup from your side?


Reply