Embedded Intel® Core™ Processors
Communicate Intel® Core™ Hardware, Software, Firmware, Graphics Concerns
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1327 Discussions

Why dose 82574 failed to read its PHY register？

idata
Employee
‎09-02-2011 02:25 AM
1,458 Views

Hi all,

The 82574 under linux, failed to read its PHY registers through MDIC(0x00020 RW). The return value indicated that the bit30 of MDIC was set to 1. The datasheet describes : If the PHY does not generate a ZERO as the second bit of the turn-around cycle for reads, the MAC aborts the access, sets the E(error)bit, writes 0xFFFF to the data field to indicate an error condition, and sets the Ready bit.

What does "generate a ZERO as...." mean? And how does it happen? Please help me if anyone knows that.

Best regards,

linwang

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.