Community
cancel
Showing results for 
Search instead for 
Did you mean: 
KMANO3
Beginner
261 Views

We are redesigning the board with on board X8 DDR4 devices, while cross checking the reference design we saw that the TDQS line of the DDR4 chips are connected to the DQS 9-17 of the xeon.

Are those TDQS connection mandatory? Also we are not using the registers for the address and command lines, is this okay?

Also we would like to know whether the SOC DDR clock can drive 9 chips as we are using single rank configuration.

0 Kudos
1 Reply
Reply