PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
I use 10G MAC on Stratix V using quartus13.1. I using link_fault_status_xgmii_rx_data, but this status do not run as datasheet. Attachment is the project file, do you have any questiones?
What do you mean by "I using link_fault_status_xgmii_rx_data, but this status do not run as datasheet" ?
Can you clarify what's your problem statement here ?
What kind of failure that you are seeing ?
I can see you share 10G MAC + PHY design but there is no control logic to showcase how you interact with the 10G IP to transfer data traffic in order to reproduce the failure ?
