Community
cancel
Showing results for 
Search instead for 
Did you mean: 
JJame30
Beginner
229 Views

avl_address order in uniphy ip

Hi Sir,

I am working on SEN02G64C4BH2MT-30WR DDR2. i am using uniphy ip in quartus. (Stratix 4)

I am able to do single write and read to a particular address location with specific data.

For bulk data read and write, i incremented address location and data by one, in top vhdl file (avl_addr = avl_addr +1 and avl_wdata = avl_wdata + 1). but am i missing some of data.

 

pll_ref_clk = 100MHz.

afi_clk = 266.66 MHz

MEM_CLK = 133.33Mhz (half rate).

 

Regards,

JERIN

0 Kudos
7 Replies
sstrell
Honored Contributor II
141 Views

Remember that with Avalon in Platform Designer, masters, by default, use byte addressing while slaves, like the memory IP, use word addressing. You don't mention what your data width is, but if, for example, it's 32 bits, you need to increment the address by 4 on the master to get to the next 32-bit data.

 

#iwork4intel

Deshi_Intel
Moderator
141 Views

HI,

 

sstrell has a point.

 

Besides that, you also want to watch out if there is burst setting in your DDR2 avalon transaction.

 

Thanks.

 

Regards,

dlim

JJame30
Beginner
141 Views

Sir,

My parameters are:

avl_size , i kept as 0001

avl_wdata = 256 bit

mem_dq = 64 bit (half rate)

avl_addr = 26 bit

My initial address was X"0000000", for increasing address location by 1(X "0000001"), i want to add 4 with avl_addr ?

Deshi_Intel
Moderator
141 Views

HI,

 

Another thing to watch out is the DDR2 IP local_be signal, byte enable signal setting.

 

Feel free to try and error to increment the avl_addr as it's unclear which path in your design is facing the issue now

 

One thing to take note is you can add signal_tap to monitor your avalon bus transaction to see where thing goes wrong to figure out the issue is with your avalon master or any QSYS interconnect bridge or on your DDR2 IP avalon slave side

 

Thanks.

 

Regards,

dlim

JJame30
Beginner
141 Views

ok sir. Thankyou

Deshi_Intel
Moderator
141 Views

welcome

Deshi_Intel
Moderator
141 Views

HI,

 

Hopefully everything goes well with your issue debug

 

For now, I am setting this case to closure.

 

Thanks.

 

Regards,

dlim

Reply