FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5748 Discussions

10GE MAC CORE link status detect

NYao
Partner
219 Views

hi,

I use 10G MAC on Stratix V using quartus13.1. ​ I using link_fault_status_xgmii_rx_data, but this status do not run as datasheet. Attachment is the project file, do you have any questiones?

0 Kudos
2 Replies
Deshi_Intel
Moderator
84 Views

HI,

 

What do you mean by "I using link_fault_status_xgmii_rx_data, but this status do not run as datasheet" ?

Can you clarify what's your problem statement here ?

 

  • What kind of failure that you are seeing ?
  • I can see you share 10G MAC + PHY design but there is no control logic to showcase how you interact with the 10G IP to transfer data traffic in order to reproduce the failure ?

 

Thanks.

 

Regards,

dlim

 

 

Deshi_Intel
Moderator
84 Views

HI,

 

I don't hear back from you after my feedback explanation.

 

Hopefully you are doing well with your issue debug.

 

For now, I am setting this case to closure.

 

Thanks.

 

Regards,

dlim

Reply