FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

3 PLL cascading.

AGofs
Novice
‎01-30-2020 08:39 AM
814 Views

Is it possible to cascade 3 PLL's?

If yes, how should I define the middle PLL?

What BW (High,Low,Auto etc) should I define for it?

Are there some additional definitions?

0 Kudos

Link Copied

2 Replies
Rahul_S_Intel1
Employee
‎03-11-2020 05:50 AM
674 Views

Hi ,

Kindly find the cascading support for PLL in the below document in that Upstream PLL and Down stream PLL is provided that means to say only two PLL .

Page no: 11

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/altera_pll.pdf

 

0 Kudos
Copy link
Rahul_S_Intel1
Employee
‎03-19-2020 03:22 AM
674 Views

Hi ,

 

 Kindly let me know, if you need further assistance.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.