FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

A little problem with the ethernet ip core

FYing
Beginner
‎08-27-2018 12:58 PM
1,030 Views

hi,everyone.​I am verifying Gigabit Ethernet. Since my board does not have a PHY , I want to configure the mac to self-loopback mode.I configured the ip core according to the manual, but the simulation failed after the synthesize.The configuration method is as follows.1.gif

Can someone tell me how to configure，Or recommend me a suggestion that I can loop back without going through phy.

Thank you again.​

Link Copied

1 Reply
SengKok_L_Intel
Moderator
‎09-03-2018 07:56 AM
217 Views

Hi, The Loop_ENA bit is used to enable the MAC Loopback, and it should work. You can refer to the TSE user guide, section Section 5.3, when you set the TX_ENA & RX_ENA, you can also set the Loop_ENA to 1.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_ethernet.pdf

 

As for the example design, you can refer to the AN647, there is a tcl script that allow the use to configure the internal MAC loopback (page 17).

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an647.pdf

 

Regards -SK Lim (Intel)

 

 

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.