I am using AGILEX FPGA -AGFB012R24B2I3E.
I want to configure 10G Base-T Ethernet PHY on AGILEX - E tile Bank. The external Phy is capable for XAUI, XFI, RXAUI interfaces protocol. Now, I am using E-tile Ethernet IP for Agilex. it is not generating MDIO and MDC pin through IP.
Please suggest Which IP need to use for configuring 10G BASE-T and provide any reference design for Ethernet MDIO access to configure external PHY.
If you wish to configure 10G BASE-T Ethernet PHY on Agilex together generating MDIO and MDC pin, you may use Triple Speed Ethernet IP. For more details information about the triple speed ethernet IP, you may refer to link below,
Since I have addressed your question and didn't hear any feedback from you, I am now close the case. If you still have question after the case closed, please do feel free to submit another issue.