ALTLVDS_RX doesn't compile

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

ALTLVDS_RX doesn't compile

841 Views

Hi,

I'm trying to implement the ALTLVDS_RX IP using an external PLL and I get the following error if I enable the option "Use 'rx_data_reset' input port":

Error (287102): Input pin "rx_data_reset" cannot be assigned a value

Error (287103): Input port "auto_generated.rx_data_reset" cannot be used as a value

The following assignment in line 741 of the file altlvds_rx.tdf seem to be wrong:

IF USED(rx_data_reset) GENERATE

rx_data_reset = auto_generated.rx_data_reset;

END GENERATE;

Quartus Version: 11.1 Service Pack 2.11

FPGA: Cyclone IV GX

Ralf

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.