- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Perform a dynamic reconfiguration to a PLL to change phase refer to AN661, we can see a correct function in both simulation and STP, but when output the clock to a FPGA pin, use a oscilloscope to monitor,cannot find any change on oscilloscope screen.
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi ,
I got the update the above issue got resolved, let me know still you need further support
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page