hidden text to trigger early load of fonts ПродукцияПродукцияПродукцияПродукция Các sản phẩmCác sản phẩmCác sản phẩmCác sản phẩm المنتجاتالمنتجاتالمنتجاتالمنتجات מוצריםמוצריםמוצריםמוצרים
FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6572 讨论

Altera 10G on Board S5-PCIE and INTEL X520

Altera_Forum
名誉分销商 II
927 次查看

Hello! I compiled the project SVGX_ETH_10GBASER_DEMO_DESIGN.qar for the Board HiTechGlobal S5-PCIE with the account of any other connection pins of the FPGA. As the test runs from the system console all works fine when I connect the output to the input. But when I connect the output to the card 10G adapter INTEL X520 (SFP+ INTEL) on the card does not rise to the link. In what may be the problem? 

 

VICTOR.
0 项奖励
0 回复数
回复